

## Description

# DISPLAY CONTROLLER AND RELATED METHOD FOR CALIBRATING DISPLAY DRIVING VOLTAGES ACCORDING TO INPUT RESISTANCE OF A MONITOR

### BACKGROUND OF INVENTION

[0001] 1. Field of the Invention

[0002] The present invention relates to a display controller. In particular, the present invention discloses a display controller and a method capable of calibrating display driving voltages according to input resistance of a monitor.

[0003] 2. Description of the Prior Art

[0004] Please refer to Fig.1, which is a block diagram of a prior art computer system 10. The computer system 10 includes a central processing unit (CPU) 12, a north bridge circuit 14, a system memory 16, a display controller 18, and a monitor 20. The CPU 12 is used to control operation of the computer system 10. The north bridge circuit 14 is

used to arbitrate signal transmission among the system memory 16, the display controller 18, and the CPU 12. The system memory 16 is used to store computational data of the CPU 12, and the display controller 18 is used to output video signals for driving the monitor 20 to show corresponding images. The display control 18 includes a graphics chip 22, a video memory 24, and a digital-to-analog converter (DAC) 26. In addition, the video memory 24 has a computation buffer (a Z-buffer or a texture buffer for example) 28 and a frame buffer 30. The graphics chip 22 is capable of processing 2D and 3D graphics data, and stores the calculation results in the computation buffer 28. In addition, the graphics chip 22 stores display data (gray levels for instance) corresponding to the pixels of the monitor 20 in the frame buffer 30. Then, the DAC 26 converts the display data (digital signals) into corresponding display driving voltages (analog signals), and outputs the display driving voltages to the monitor 20 for driving the pixels to show corresponding images.

[0005] With regard to a general cathode ray tube (CRT) monitor, its standard input resistance is defined to be 75 ohms. That is, the manufacture of the display controller 18

needs to obey the specification for setting a correct mapping relation between the display data (digital signals) and the display driving voltage (analog signals). However, the manufactured monitor 20 does not perfectly correspond to the ideal input resistance. Therefore, monitors 20 may have different input resistance ( $75 \pm$



R ohms) deviated from the ideal one (75 ohms). When the same display controller 18 is used for driving different monitors 20, two different images associated with the same display data are shown on different monitors 20. The display quality provided by the display controller 18 is deteriorated owing to the input resistance variations inherent to monitors 20.

## **SUMMARY OF INVENTION**

[0006] It is therefore a primary objective of this invention to provide a display controller and a method capable of calibrating display driving voltages according to input resistance of a monitor.

[0007] Briefly summarized, the preferred embodiment of the present invention provides a display controller for driving a monitor. The display controller comprises a graphics

chip for outputting a display data and a converter for converting the display data into a display driving voltage. The converter has a current mirror circuit for generating an output current according to a reference current and the display data, wherein the output current and the reference current correspond to a mirror ratio, and the output current is delivered to the monitor for generating the display driving voltage. The converter also contains a voltage calibration circuit for modifying the mirror ratio according to the display driving voltage and a predetermined display driving voltage and adjusting the output current to drive the display driving voltage to approach the predetermined display driving voltage.

[0008] In addition, the preferred embodiment of the present invention provides a method for calibrating a display driving voltage. The method includes converting a display data into an output current according to a reference current, the output current and the reference current corresponding to a mirror ratio, the output current being used for generating the display driving voltage, and comparing the display driving voltage and a predetermined display driving voltage for modifying the mirror ratio and adjusting the output current to drive the display driving voltage to

approach the predetermined display driving voltage.

[0009] It is an advantage of the present invention that a DAC has a voltage calibration circuit. The claimed voltage calibration circuit first determines a gain value associated with display driving voltages through a calibration process, and then the DAC adjusts following display driving voltages according to the chosen gain value. For monitors with different input resistance, the claimed display controller is capable of generating identical display driving voltages for driving the monitors to show images corresponding to the same display data. The same image, therefore, is successfully shown on different monitors, and the display quality is greatly improved owing to the claimed voltage calibration circuit.

[0010] These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment, which is illustrated in the various figures and drawings.

#### **BRIEF DESCRIPTION OF DRAWINGS**

[0011] Fig.1 is a block diagram of a prior art computer system.

[0012] Fig.2 is a block diagram of a computer system according

to the present invention.

[0013] Fig.3 is a circuit diagram of a DAC shown in Fig.2.

[0014] Fig.4 is a circuit diagram of a mirror ratio controller shown in Fig.3.

[0015] Fig.5 is a diagram illustrating operation of a state machine shown in Fig.3.

#### **DETAILED DESCRIPTION**

[0016] Please refer to Fig.2, which is a block diagram of a computer system according to the present invention. Please note that the components (the CPU 52, the north bridge circuit 54, the system memory 56, the display controller 58, the monitor 60, the graphics chip 62, the video memory 64, the DAC 66, the computation buffer 70, or the frame buffer 72 for example) shown in Fig.2 and the components shown in Fig.1 having the same name correspond to the identical functionality, and the lengthy description is not repeated. The only difference between the computer systems 10, 50 is that the DAC 66 comprises a voltage calibration circuit 68. The voltage calibration circuit 68 is capable of calibrating display driving voltages according to the input resistance of the monitor 60, and outputs the adjusted display driving voltages to the monitor 60 for

driving corresponding pixels to show images.

[0017] Please refer to Fig.3, which is a circuit diagram of the DAC 66 shown in Fig.2. The DAC 66 adopts a current mirror architecture to generate an output current  $I_{out}$ . The operational amplifier (OP) 74 functions as a buffer. The voltage level at node A is a reference voltage  $V_{ref}$ , and a reference current  $I_{ref}$  passing the resistor 75 with  $R1$  ohms is equal to  $V_{ref}/R1$ . Because the reference voltage  $V_{ref}$  and the resistance  $R1$  are fixed values respectively, the reference current  $I_{ref}$  can be regarded as a current source. If the mirror ratio controller 76 is not enabled yet, node A, therefore, is electrically connected to node B. A transistor 82 and a transistor 83a are connected to establish a current mirror. Therefore, the currents delivered by two current routes built by the transistors 82, 83a correspond to a mirror ratio. Similarly, the transistor 82 and a transistor 83b establish a current mirror, and the transistor 82 and a transistor 83c establish a current mirror as well. Actually,  $n$  transistors and the transistor 82 can be connected by a current mirror means for forming a plurality of mirror currents  $I_{n-1}, I_{n-2}, \dots, I_0$ . Suppose that a  $W/L$  ratio of the transistor 83a is  $2^{n-1} \cdot L$  times as great as a  $W/L$  ratio of the transistor 82. Therefore, the mirror current  $I_{n-1}$  is

equal to  $2^{n-1} * L * I_{ref}$ . In addition, a W/L ratio of the transistor 83b is  $2^{n-2} * L$  times as great as the W/L ratio of the transistor 82. Therefore, the mirror current  $I_{n-2}$  is equal to  $2^{n-2} * L * I_{ref}$ . Similarly, a W/L ratio of the transistor 83c is  $2^0 * L$  times as great as the W/L ratio of the transistor 82. Therefore, the mirror current  $I_0$  is equal to  $2^0 * L * I_{ref}$ .

[0018] In addition, switches  $SW_{n-1}$ ,  $SW_{n-2}$ , .....,  $SW_0$  are used to control magnitude of the output current  $I_{out}$ . Taking the switch  $SW_{n-1}$  for example, it includes two transistors 84, 85 whose gates are electrically connected to a voltage level and a corresponding inversed voltage level. When the transistor 85 of the switch  $SW_{n-1}$  is turned on, the mirror current  $I_{n-1}$  is successfully transferred to an output port, that is, node C of the DAC 66. Suppose that a bit length of the display data is equal to  $n$ , and the display data is composed of data bits  $D_{n-1}$ ,  $D_{n-2}$ , .....,  $D_0$  that are used for determining whether corresponding mirror currents  $I_{n-1}$ ,  $I_{n-2}$ , .....,  $I_0$  is delivered to node C. Therefore, the output current  $I_{out}$  is expressed as follows:

$$\begin{aligned} I_{out} &= I_{n-1} + I_{n-2} + \dots + I_0 \\ &= 2^{n-1} * L * I_{ref} * D_{n-1} + 2^{n-2} * L * I_{ref} * D_{n-2} + \dots + 2^0 * L * I_{ref} * D_0 \end{aligned}$$

Equation (1)

[0019] If the display data uses 8 bits to represent 256 different



gray levels 0–255, the display data "0000000" corresponds to the gray level 0, and the display data "1111111" corresponds to the gray level 255. In other words, when the display data corresponds to the gray level 255, each of the data bits  $D_{n-1}, D_{n-2}, \dots, D_0$  records the logic value "1". In addition, the switches  $SW_{n-1}, SW_{n-2}, \dots, SW_0$  respectively conduct the mirror currents  $I_{n-1}, I_{n-2}, \dots, I_0$  to node C. That is, the output current  $I_{out}$  is formed through collecting all of the mirror currents  $I_{n-1}, I_{n-2}, \dots, I_0$ , and the output current  $I_{out}$  equals  $(2^7 + 2^6 + 2^5 + 2^4 + 2^3 + 2^2 + 2^1 + 2^0) * L * I_{ref}$ , that is,  $255 * L * I_{ref}$ .

[0020] When the display data corresponds to the gray level 0, each of the data bits  $D_{n-1}, D_{n-2}, \dots, D_0$  records another logic value "0". In addition, the switches  $SW_{n-1}, SW_{n-2}, \dots, SW_0$  respectively conduct the mirror currents  $I_{n-1}, I_{n-2}, \dots, I_0$  to the ground GND instead of node C. Therefore, the output current  $I_{out}$  equals 0 ( $I_{out} = 0 * I_{ref} = 0$ ) according to the equation (1). As shown in Fig.3, node C is connected to the ground GND through the resistor 86, and the resistor 86 is equivalent to the input resistance of the monitor 60. In other words, the voltage at node C is the display driving voltage generated from the DAC 66. If

the resistance of the resistor 86 is equal to  $R_2$ , the display driving voltage is equal to a product of the output current  $I_{out}$  and the resistance  $R_2$ .

[0021] Please refer to Fig.4, which is a circuit diagram of the mirror ratio controller 76 shown in Fig.3. The mirror ratio controller 76 has a plurality of mirror ratio setting units 88a, 88b, 88c. Please note that only three mirror ratio setting units are shown for simplicity. When the mirror ratio controller 76 is enabled, the mirror ratio setting units 88a, 88b, 88c function as current dividers for adjusting the current  $I_{ref}$  that actually passes the transistor 82. Because the reference current  $I_{ref}$  is viewed as a current source, the magnitude of the reference current  $I_{ref}$  becomes less when more current dividers are activated. Taking the mirror ratio setting unit 88a for example, it includes transistors 90a, 91a, 92a, 93a. The transistors 90a, 91a are a PMOS transistor and an NMOS transistor respectively. If a control bit  $C_0$  corresponds to the logic value "1", the transistor switch built by the transistors 90a, 91a is switched on for connecting gates of the transistors 82, 93a. However, the transistor 92a is still turned off. With an adequate reference voltage  $V_{ref}$ , the transistor 82 enters a saturation state. Please note that the drain, the source,

and the gate of the transistor 93a are respectively connected to the drain, the source, and the gate of the transistor 82. Therefore, the transistor 93a enters the saturation state as well. If the W/L ratio is  $K$  times as great as the W/L ratio of the transistor 82, the reference current  $I_{ref}$  passing the transistor 82 becomes  $[1/(1+K)] \cdot I_{ref}$ . On the contrary, if the control bit  $C_0$  corresponds to another logic value "0", the transistor switch built by the transistors 90a, 91a is not turned on. As this time, the transistor 92a is turned on so that the gate of the transistor 93a approaches a high voltage level  $V_{dd}$ . Therefore, the transistor 93a is turned off, and the reference current  $I_{ref}$  equals the reference current  $I_{ref}$ .

[0022] Regarding the mirror ratio setting unit 88b, the operation of the mirror ratio setting unit 88b is similar to that of the mirror ratio setting unit 88a mentioned above. If a control bit  $C_1$  corresponds to the logic value "1", and the W/L ratio of the transistor 93b is  $2 \cdot K$  times as great as the W/L ratio of the transistor 82, the reference current  $I_{ref}$  passing the transistor 82 becomes  $[1/(1+2 \cdot K)] \cdot I_{ref}$ . On the contrary, if the control bit  $C_1$  corresponds to the logic value "0", the reference current  $I_{ref}$  is equal to the reference current  $I_{ref}$ . Therefore, suppose that the mirror ratio

controller 76 comprises m mirror ratio setting units, the control bits  $C_0, C_1, \dots, C_{m-1}$  are used to control magnitude of the reference current  $I_{ref}$ , and the W/L ratios of the transistors (transistors 93a, 93b for example) are  $K \cdot 2^T$  (0



T



$m-1$ ) times as great as the W/L ratio of the transistor 82 respectively. For instance, the transistor 93a corresponding to the control bit  $C_0$  has a W/L ratio that is  $K \cdot 2^0$  times as great as the W/L ratio of the transistor 82, the transistor 93b corresponding to the control bit  $C_1$  has a W/L ratio that is  $K \cdot 2^1$  times as great as the W/L ratio of the transistor 82, and the transistor 93c corresponding to the control bit  $C_{m-1}$  has a W/L ratio that is  $K \cdot 2^{m-1}$  times as great as the W/L ratio of the transistor 82. According to the prior art superposition principle, the reference current  $I_{ref}$  is expressed as follows:

$$I_{ref'} = \frac{I_{ref}}{1 + K * C_0 + 2^1 * K * C_1 + \dots + 2^{(m-1)} * K * C_{(m-1)}} \quad \text{Equation (2)}$$

[0023] When the voltage calibration circuit 68 is taken into consideration, the reference current  $I_{ref}$  expressed by the equation (2) substitutes for the reference current  $I_{ref}$  in the equation (1). The output current  $I_{out}$  actually generated from the DAC 66 is described as follows:

$$I_{out} = (2^{n-1} * L * D_{n-1} + 2^{n-2} * L * D_{n-2} + \dots + 2^0 * L * D_0) * \frac{1}{1 + K * C_0 + 2^1 * K * C_1 + \dots + 2^{(m-1)} * K * C_{(m-1)}} * I_{ref} \quad \text{Equation (3)}$$

[0024] When the DAC 66 reads the same data bits  $D_{n-1}$ ,  $D_{n-2}$ , ...,  $D_0$  to drive monitors 60 with different input resistances  $R_{in}$  (A) and  $R_{in}$  (B), the DAC 66 is capable of outputting different output currents  $I_{out}(A)$  and  $I_{out}(B)$  through assigning appropriate values to the control bits  $C_0$ ,  $C_1$ , ...,  $C_{m-1}$  so that the product of the input resistance  $R_{in}$  (A) and the output current  $I_{out}(A)$  is equal to the input resistance  $R_{in}$  (B) and the output current  $I_{out}(B)$ . That is, when the same display data is used to drive different monitors, the DAC 66 generates the same display driving voltage.

[0025] Please refer to Fig.5, which is a diagram illustrating the operation of the state machine 78 shown in Fig.3. The

state machine 78 outputs a setting value SET to the mirror ratio controller 76. The bit length of the setting value SET equals  $m$ , and is composed of control bits  $C_0, C_1, \dots, C_{m-1}$ . The operation of the state machine 78 corresponds to three operational states 95, 96, 97, and the transitions among the operational states 95, 96, 97 are determined according to a comparison result Comp outputted from the operational amplifier 80. The operational amplifier 80 compares the display driving voltage at node C with a comparison voltage Vcomp. If the display driving voltage is greater than the comparison voltage Vcomp, the comparison result Comp corresponds to a high voltage level. On the contrary, if the display driving voltage is less than the comparison voltage Vcomp, the comparison result Comp corresponds to a low voltage level.

[0026] In the preferred embodiment, the comparison voltage Vcomp is a standard display driving voltage associated with a monitor having input resistance equaling 75 ohms. During the calibration process, the DAC 66 continuously generates a display driving voltage Vtest according to a test display data. The display driving voltage Vtest is equal to a product of the output current Iout and the resistance R2 of the resistor 86. If the display driving volt-

age  $V_{test}$  at node C is greater than the comparison voltage  $V_{comp}$ , it means that the input resistance, that is, the resistance  $R_2$  of the resistor 86, is greater than a standard value (75 ohms). Therefore, the voltage calibration circuit 68 has to reduce the output current  $I_{out}$  for lowering the display driving voltage  $V_{test}$ . On the contrary, if the display driving voltage  $V_{test}$  at node C is less than the comparison voltage  $V_{comp}$ , it means that the input resistance, that is, the resistance  $R_2$  of the resistor 86, is less than the standard value (75 ohms). Therefore, the voltage calibration circuit 68 has to increase the output current  $I_{out}$  for raising the display driving voltage  $V_{test}$ .

[0027] When the calibration process is started, an enabling signal EN activates the state machine 78. Simultaneously, each of the control bits  $C_0, C_1, \dots, C_{m-1}$  is initialized. In the preferred embodiment, the most significant bit (the control bit  $C_{m-1}$ ) of the setting value SET is set to the logic value "1", and each of the remaining control bits  $C_0, C_1, \dots, C_{m-2}$  is set to the logic value "0". In other words, an initial value of the setting value SET is set between a maximum value (each of the control bits  $C_0, C_1, \dots, C_{m-1}$  corresponds to the logic value "1") and a minimum value (each of the control bits  $C_0, C_1, \dots, C_{m-1}$  corresponds to the logic

value "0"). Therefore, the setting value SET can be gradually increased from the initial value toward the maximum value or be gradually decreased from the initial value toward the minimum value, and the goal of tuning the display driving voltage  $V_{test}$  is successfully achieved. Based on the equation (3), it is obvious that an initial value of the output current  $I_{out}$  is expressed as follows:

$$I_{out} = (2^{n-1} + 2^{n-2} + \dots + 2^0) * L * \frac{1}{1 + 2^{(m-1)} * K} * I_{ref} \quad \text{Equation (4)}$$

[0028] The initial output current  $I_{out}$  passing the resistor 86 makes the display driving voltage  $V_{test}$  at node C less than the comparison voltage  $V_{comp}$  if the resistance  $R_2$  of the resistor 86 is less than the standard value (75 ohms). Then, the comparison result  $Comp$  corresponds to the logic value "0", and the state machine 78 enters the operational state 95. With regard to the setting value SET, it is decreased by 1 so that the control bits  $C_{m-1}$  corresponds to the logic value "0", and remaining control bits  $C_0, C_1, \dots, C_{m-2}$  correspond to the logic value "1". According to the equation (3), the output current  $I_{out}$  is raised. The adjusted output current  $I_{out}$  is expressed as follows:



$$\begin{aligned}
I_{out} &= (2^{n-1} + 2^{n-2} + \dots + 2^0) * L * \frac{1}{1 + K + 2^1 * K + \dots + 2^{(m-2)} * K} * I_{ref} \\
&= (2^{n-1} + 2^{n-2} + \dots + 2^0) * L * \frac{1}{1 + (2^{(m-1)} - 1) * K} * I_{ref} \\
&> (2^{n-1} + 2^{n-2} + \dots + 2^0) * L * \frac{1}{1 + 2^{(m-1)} * K} * I_{ref} \quad \text{Equation (5)}
\end{aligned}$$

[0029] Because the output current  $I_{out}$  is increased, the display driving voltage  $V_{test}$  is accordingly raised. If the display driving voltage  $V_{test}$  is still less than the comparison voltage  $V_{comp}$ , the setting value SET is further decreased by 1 for boosting the output current  $I_{out}$  outputted from node C. The above operation is repeated continuously until the display driving voltage  $V_{test}$  exceeds the comparison voltage  $V_{comp}$ . Then, the comparison result Comp corresponds to the logic value "1". At the same time, the state machine 78 enters another operational state 96 from the operational state 95, and holds the setting value SET. In other words, the state machine 78 is not triggered by the comparison result Comp anymore to modify the setting value SET.

[0030] Concerning another condition, the initial output current  $I_{out}$  passing the resistor 86 makes the display driving voltage  $V_{test}$  at node C greater than the comparison voltage  $V_{comp}$  if the resistance R2 of the resistor 86 is

greater than the standard value (75 ohms). Then, the comparison result Comp corresponds to the logic value "1", and the state machine 78 enters the operational state 97. With regard to the setting value SET, it is increased by 1 so that both of the control bits  $C_{m-1}$ ,  $C_0$  correspond to the logic value "1", and remaining control bits  $C_1, \dots, C_{m-2}$  correspond to the logic value "0". According to the equation (3), the output current  $I_{out}$  is reduced. The adjusted output current  $I_{out}$  is expressed as follows:

$$\begin{aligned}
 I_{out} &= (2^{n-1} + 2^{n-2} + \dots + 2^0) * L * \frac{1}{1 + K + 2^{(m-1)} * K} * I_{ref} \\
 &= (2^{n-1} + 2^{n-2} + \dots + 2^0) * L * \frac{1}{1 + (1 + 2^{(m-1)}) * K} * I_{ref} \\
 &< (2^{n-1} + 2^{n-2} + \dots + 2^0) * L * \frac{1}{1 + 2^{(m-1)} * K} * I_{ref}
 \end{aligned}
 \tag{Equation (6)}$$

[0031] Because the output current  $I_{out}$  is reduced, the display driving voltage  $V_{test}$  is accordingly decreased. If the display driving voltage  $V_{test}$  is still greater than the comparison voltage  $V_{comp}$ , the setting value SET is further increased by 1 for reducing the output current  $I_{out}$  outputted from node C. The above operation is repeated continuously until the comparison voltage  $V_{comp}$  exceeds the display driving voltage  $V_{test}$ . Then, the comparison result Comp corresponds to the logic value "0". At the same time, the state machine 78 enters another operational

state 96 from the operational state 97, and holds the setting value SET. In other words, the state machine 78 is not triggered by the comparison result Comp anymore to modify the setting value SET.

[0032] Generally speaking, the state machine 78 is built by a plurality of flip-flops. After the state machine 96 enters the operational state 96, the state machine, therefore, stops flip-flops from being triggered to achieve the objective of holding the setting value SET. When the DAC 66 starts converting the digital display data into analog display driving voltages, the setting value SET controls the mirror ratio 76 to adjust the display driving voltages corresponding to different gray levels. In the preferred embodiment, the mirror ratio setting units 88a, 88b, 88c of the mirror ratio controller 76 respectively correspond to different W/L ratios. Therefore, the mirror ratio setting units 88a, 88b, 88c have different adjustment magnitude for the reference current  $I_{ref}$ . However, the mirror ratio setting units 88a, 88b, 88c are capable of having the same W/L ratio for tuning the reference current  $I_{ref}$ . That is, the total number of the selected mirror ratio setting units dominates the reference current  $I_{ref}$ . Therefore, more mirror ratio setting units are increased to lower the reference

current  $I_{ref}$  when the setting value SET is increased, and fewer mirror ratio setting units are decreased to boost the reference current  $I_{ref}$  when the setting value SET is decreased.

[0033] In contrast to the prior art, the DAC of the claimed display controller has a voltage calibration circuit. When the calibration process begins, the DAC outputs a test driving voltage according to a test display data voltage for driving a monitor. Then, the voltage calibration circuit continuously adjusts the test driving voltage according to a comparison between the test driving voltage and a target driving voltage until the test driving voltage approaches the target driving voltage. The voltage calibration circuit according to the present invention first determines a gain value associated with the display driving voltages through the calibration process, and then the DAC adjusts following display driving voltages according to the chosen gain value. In other words, for monitors with different input resistance, the claimed display controller is capable of generating identical display driving voltages for driving the monitors to show images corresponding to the same display data. The same image, therefore, is successfully shown on different monitors, and the display quality is

greatly improved owing to the claimed voltage calibration circuit.